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(57) ABSTRACT 
The present disclosure describes a non-volatile magnetic 
random access memory (RAM) system having a semicon- 
ductor control circuit and a magnetic array element. The 
integrated magnetic RAM system uses CMOS control cir- 
cuit to read and write data magnetoresistively. The system 
provides a fast access, non-volatile, radiation hard, high 
density RAM for high speed computing. 
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INTEGRATED SEMICONDUCTOR- 
MAGNETIC RANDOM ACCESS MEMORY 
SYSTEM 
FIG. 1 shows a block diagram of an integrated semicon- 
ductormagnetic random access memory (RAM) system; 
FIG. 2 shows a more detailed block diagram of the 
integrated system showing an array of magnetoresistive 
FIG. 3 shows a schematic diagram of the integrated 
semiconductor-magnetic RAM system containing a 4x4 
magnetic memory array; 
CROSS-REFERENCE TO RELATED 5 elements; 
APPLICATIONS 
This application claims benefit of the priority of U.S. 
Provisional Application Serial No. 601076,524, filed Mar. 
2,1998 and entitled “JPL’s Magnetic Random Access 
Memory: MagRAM.” 
FIG. 4A shows a layout of the magnetic element array; 
FIG. 4B shows a resistance hysteresis curve of a magnetic 
FIG. 5 shows a plot of memory state switching threshold 
FIG. 6A shows distribution of switching thresholds in a 
FIG. 6B shows distribution of switching thresholds in a 
FIG. 7 shows a schematic diagram of a voltage sense 
The Present specification generally relates to memory 2o amplifier, sample and hold, a comparator and a data latch 
bit operating to write data; 
versus sense current; 
memory array with no overlap of thresholds; 
memory array with overlap of thresholds; 
ORIGIN OF INVENTION 
The invention described herein was made in performance 
of Work under a NASA contract, and is subject to the 1s 
provisions of Public Law 96-517 (35U.S.C. 202) in which 
the Contractor has elected to retain title. 
BACKGROUND 
devices. More particularly, the present specification 
describes an integrated semiconductor-magnetic random 
access memory. 
search for faster and denser random access memory (RAM). 
Semiconductor memories such as dynamic RAM and static 
RAM have very fast times but are also volatile, 
Electrically erasable read only memories (EPROM) are 
non-volatile but have very long write times and offer a 3o 
conflict between refresh needs and radiation tolerance. 
The concept of using magnetic material for a non-volatile The advantageous features of a magnetic RAM include 
RAM has been implemented before, e,g,, in memory fast access, non-volatility, radiation hardness, and high den- 
and in magnetic RAM, A non-volatile magnetic random sity. The inventors found that by using the integrated 
access memory is described in U.S. Pat. No. 5,289,410, the 3s semiconductor-magnetic elements, all the advantageous fea- 
disclosure of which is herein incorporated by reference to tures Of the magnetic RAM can be achieved at lower cost 
the extent necessary for understanding. and having a faster access time. 
A block diagram of a preferred embodiment of the inte- 
grated semiconductor-magnetic RAM system, showing data 
operating to read data from a memory array; 
FIG, shows a timing diagram of a read process; 
FIG. 9A shows a more detailed timing diagram of a read 
FIG. 9B shows a detailed timing diagram of a write cycle. 
Like reference numbers and designations in the various 
A demand for increase in data processing rate has led to 2s cycle; and 
drawings indicate like elements. 
DETAILED DESCRIPTION 
SUMMARY 
40 
4s 
so 
5s 
60 
65 
The present disclosure describes a non-volatile magnetic 
random access memory (RAM) system having a semicon- 
ductor control circuit and a magnetic array element. The 
integrated magnetic RAM system uses a CMOS control 
circuit to read and write data magnetoresistively. The system 
provides a fast access, non-volatile, radiation hard, high 
density RAM for high speed computing. 
According to the present disclosure, magnetic storage 
array cells have certain hysteresis characteristic that allows 
data to be written to or read from the cell accurately without 
interference from surrounding cells. Semiconductor circuits 
operate to read data from and write data to the magnetic 
storage array cells by generating currents to apply electro- 
magnetic fields to the cells. A preferred embodiment of the 
magnetic array cells uses magnetoresistive material. 
A method for writing data to the magnetic memory array 
cells includes selecting cell address and applying appropri- 
ate currents to address lines. 
The details of one or more embodiments are set forth in 
the accompanying drawings and the description below. 
Other embodiments and advantages will become apparent 
from the following description and drawings, and from the 
claims. 
BRIEF DESCRIPTION OF THE DRAWINGS 
These and other aspects will be described in reference to 
the accompanying drawings wherein: 
inputs and outputs for semiconductor electronics and-mag- 
netic elements, is shown in FIG. 1 .  The magnetic elements 
are used for storing and sensing data. The preferred mag- 
netic array element used for data storage is described in U.S. 
Pat. No. 5,659,499. 
The integrated system 100 writes and reads data to and 
from the magnetic elements 104 magnetoresistively using 
hysteresis characteristics. The semiconductor electronics 
102 perform magnetic element array addressing, voltage 
sense amplifying, and data latching functions. Currents in 
word lines generate magnetic fields to write data. The data 
signals on sense lines are amplified and converted to digital 
form. 
FIG. 2 shows a more detailed block diagram of the 
integrated system showing an array of magnetoresistive 
elements 200. The word lines 202 and sense lines 204 form 
row and column addresses respectively. The word lines 202 
and sense lines 204 address and access the array of magne- 
toresistive elements 200. The word line 202 applies approxi- 
mately 15 to 25 mA of current to read the data and 
approximately 40 to 50 mA to write the data. The sense line 
204 applies approximately 2 mA of current. The areal 
density of the integrated semiconductor-magnetic RAM 
chip is mainly determined by the semiconductor electronics 
102 rather than the magnetic elements 104 because the 
word-line and the sense-line sizes are determined by the 
dimensions of the current drivers 206 and sense amplifiers 
208. 
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FIG. 3 is a schematic diagram of one embodiment of the A nondestructive read consists of a three-phase cycle. 
integrated semiconductor-magnetic RAM system having a During the first phase, the voltage developed across the 
4x4 magnetic memory array 300, a CMOS active memory column of cells passing I, 720, while the word current is at 
array chip 302, analog amplification electronics 304, and -IR, is amplified 700 and held on capacitor 714 by opening 
digital control electronics 306. The CMOS array 302 con- 5 switch controlled by Hold signal 710. The voltage held, V, 
trols row addresses and supplies word current. An analog 708, functions as a reference level for the comparator 702. 
multiplexer 308 controls column addresses. During the second phase, the word current is switched to +IR 
FIG. 4A shows a layout of the magnetic element array and causes the resistance of the selected cell 724 to decrease 
400. The array 400 is arranged in a 4x4 configuration if it contains a “ 0 ’  or to increase if it contains a “1”. This 
allowing 16 bits to be addressed. The currents I,,, 404 change in resistance is seen in the hysteresis curves shown 
and I, 402 on word line and Sense line respectively are used in FIG. 4B. The change in resistance is converted to a change 
for addressing during read and write cycles. in voltage by sense current I, 720, and amplified 700 to 
FIG. 4B shows a resistance hysteresis curve of a magnetic generate the read signal, V, 706. The read signal, V, 706, is 
bit. operating to write or read data. Writing occurs when a compared to the reference level, V, 708, by comparator 702 
sense current 402, I,, is applied to the sense line and a word generating a digital signal 712. Apositive change in voltage 
current 404, I,, is applied to the word line. A “ 0 ’  bit is V, 706 results in an output voltage 712 corresponding to a 
written to a magnetoresistive memory cell when the word digital “1” and a negative change in voltage V, results in a 
current 404 applied is + I ,  412. A “ l ”  bit is written when the digital “ 0 ’ .  The final phase consists of latching the digital 
word current 404 applied is -1,414. Nondestructive reading value 712 to the data out pin 718 when a Latch Enable signal 
occurs when a sense current 402, I,, is applied to the sense 716 is asserted. 
line and a negative read current followed by a positive read FIG. 8 shows the timing diagram of the read process. 
current is applied to the word line. While the word current is -IR the Hold signal 710 is 
To write to an addressed bit corresponding to a specific activated after signal V, has stabilized. Next, the word 
memory cell, the magnitude of the word current 404 must be current transitions from -IR to +IR at 800 generating read 
greater than the magnitude of a switching threshold with 25 signal V,. The comparator 712 generates a digital output 712 
non-zero sense current 416 of the cell on an active sense line, based on the values of V, and V,. Finally, the digital value 
I,. However, the magnitude of the word current 404 on is latched to complete the read cycle. 
inactive sense lines must be less than a “zero sense current” FIGS. 9A and 9B show timing diagrams of the read and 
switching threshold 418, I,, to avoid an erroneous write. the write processes respectively. The advantageous features 
Therefore, the word current 404 has a write margin which is 3o of the hybrid semiconductor-magnetic RAM system include 
half of the magnitude of the difference between the zero high density, low power and fast read-write operations. Read 
sense current threshold 418 and the non-zero sense current and write cycle times of 50 and 20 nanoseconds, 
threshold 416. The hysteresis characteristics allow the wid- respectively, are achievable. Also, virtually no power is 
ening of the write margin by decreasing the non-zero sense consumed during a standby mode while the active power 
current threshold 416 as sense current 402 increases. 
FIG. 5 shows a plot showing how the switching threshold Although only a few embodiments have been described in 
decreases as the sense current 402 increases. The decrease in detail above, those of ordinary skill in the art certainly 
the switching threshold of the cell crossed by the active understand that modifications are possible. All such modi- 
sense line 402 allows data to be written while the other cells fications are intended to be encompassed within the follow- 
crossed by the active word line 404 will not be written but ,,” inn claims. in which: 
15 
20 
35 consumption is held to below 100 mW. 
7” 
will retain their memory. Correct writeiread functionality of 
all cells in the memory array requires that the word current 
404 magnitude be larger than the memory cell with the 
largest non-zero sense current threshold 416, but smaller 
than the memory cell with the smallest zero sense current 45 
threshold 418. 
FIGS. 6A and 6B show the distribution of the switching 
thresholds of the memory cells in a memory array. FIG. 6A 
shows no overlap of the distribution of the zero sense current 
418 and the non-zero sense current thresholds 416. The so 
memory array of FIG. 6A is fully functional because it has 
write margin for the worst-case pair of memory cells. 
FIG. 6B, on the other hand, has no write margin for the 
cells corresponding to the overlapping region of the switch- 
ing threshold distributions. The cells with the magnitude of 5s 
the zero sense current threshold 418 less than the magnitude 
of the word current 404 could change their state erroneously 
604. Cells with the magnitude of the non-zero sense current 
greater than the magnitude of the word current cannot 
change their state 602. Therefore, the distribution of the 60 
memory cells with the switching thresholds like FIG. 6A is 
desired. 
FIG. 7 shows a schematic diagram of the memory read 
electronics which consists of a voltage sense amulifier 700, 
v 
What is claimed is: 
1. A random access memory system comprising: 
a plurality of magnetic storage array cells, each cell 
having a hysteresis characteristic, such that data can be 
written to or read from said cell, without interference 
from other cells, said magnetic storage array cells also 
having a characteristic that enables retention of data 
when power is shut off; and 
a control circuit operative to read data from and write data 
to said plurality of magnetic storage array cells, said 
control circuit generating currents to apply electromag- 
netic fields to the plurality of magnetic storage array 
cells, including 
a first current applied to a first line of said cell that 
lowers a switching threshold value of the cell, and 
a second current of a predetermined amount applied to 
a second line of said cell in a particular manner for 
reading or writing, 
wherein writing occurs when said first and second 
currents are applied to said first and second lines, and 
reading occurs when said first current is applied to 
the first line and a negative current followed by a 
positive current is applied to the second line. 
2. The system of claim 1, wherein said magnetic storage 
a sample and hold employing capacitor 714 and switch 65 array cells-utilize magnetoresistive material. 
controlled by Hold signal 710, a comparator 702 and a data 
latch 704. includes: 
I
3. The system of claim 1, wherein said control circuit 
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a first circuit operating to generate the first current, such 
that said first circuit selects a column address of said 
cell; and 
a second circuit operating to generate the second current, 
said second circuit selecting a row address of said cell, 5 
such that the second circuit applies the second current 
of a particular polarity to write either a logic high or a 
logic low to the cell, and the second current of a 
particular polarity followed by an opposite polarity to 
read data from the cell. 
4, The system of claim 3, wherein the first circuit is an 
analog multiplexer that sinks a predetermined amount of 
current on the first line of a selected column chosen by the 
column address. said method comprising: 
plurality of current drivers, said second circuit selecting a 
current driver to generate the second current according to the 
said particular polarity is applied to said second line, 
and reading occurs when said predetermined amount of 
current is applied to the first line and a negative current 
followed by a positive current is applied to the second 
line. 
8. The method of claim 7, wherein a positive current is 
applied to the second line to write a logic high and a negative 
current is applied to the second line to write a logic low. 
9. The method of claim 7, wherein a negative C ~ r e n t  is 
i o  applied to the second line to write a logic high and a positive 
current is applied to the second line to write a logic low. 
10. A method for reading data from a magnetic memory 
array cells, each cell having a first line and a second line, 
5. The system of claim 3, wherein the second circuit is a 1s selecting a cell; 
applying a predetermined amount of current to said first 
line of the cell; 
row address. 
6. The system of claim 3, further comprising: 
a third circuit operatively coupled to said second circuit, 2o 
said third circuit reading and converting output voltage 
from said cell to corresponding digital output voltage. 
7. A method for writing data to a magnetic memory array 
of cells, each cell having a first line and a second line, said 
method comprising: 2s 
selecting a cell to receive the data; 
determining a state of data to be written and a polarity of 
data corresponding to said state; 
applying a predetermined amount of current to the first 30 
line of said cell that lowers a threshold value of said 
cell; and 
applying a current of a particular polarity to the second 
line of said cell address, 
wherein writing occurs when said predetermined amount 3s 
of current is applied to said first line and said current of 
applying a current of a particular polarity to said second 
line of the cell in a particular manner for reading or 
writing; 
sensing output voltage read from the cell; and 
converting the output voltage to corresponding digital 
output voltage, 
wherein writing occurs when said predetermined amount 
of current is applied to said first line and said current of 
said particular polarity is applied to said second line, 
and reading occurs when said predetermined amount of 
current is applied to the first line and a negative current 
followed by a positive current is applied to the second 
line. 
11. The method of claim 10, further comprising: 
latching said output voltage to be processed in a micro- 
processor. 
* * * * *  
